Abstract-With an increasing number of power-states, finergrained power management and larger dynamic ranges of digital circuits, the integration of compact, scalable linear-regulators embedded deep within logic blocks has become important. While analog linear-regulators have traditionally been used in digital ICs, the need for digitally implementable designs that can be synthesized and embedded in digital functional units for ultrafine grained power management has emerged. This paper presents the circuit design and control models of an all-digital, discrete-time linear regulator and explores the parametric design space for transient response time and loop stability.
I. INTRODUCTION
ITH the growing need for higher energy efficiency in digital systems-on-chip (SoCs) and microprocessors, power management has emerged as a major design constraint. Both DC-DC conversion and voltage regulation continue to be actively researched for efficiency, compactness and faster response to provide ultra-fine grain spatio-temporal power management. On-chip power delivery networks are implemented in a hierarchical manner, combining slower and more efficient switching regulators with faster and less efficient linear regulators, to address power "hotspots" across multiple-voltage domains and wide dynamic operation [1] . Traditional low drop-out (LDO) regulators have been analog in nature and employ a high-gain error amplifier to provide regulation. They provide high bandwidth, low ripple, fast response times and high power supply rejection (PSR) [2] , [3] . However, the use of analog design principles do not allow operation at low input and control voltages and are difficult to integrate as collaterals embedded deep within a digital functional unit. This has inspired the design of digital implementations of LDOs [4] - [7] targeted for digital load circuits. The rationale behind such designs is to convert the control section of an LDO into a digitally implementable circuit which is easier to integrate in scaled nodes. Secondly, it allows the designer to replicate and distribute such regulators in larger numbers on the die to provide ultra-fine grained spatio-temporal power management.
Digitally implementable LDOs are implemented using either (i) continuous-time [4] , [6] or (ii) discrete-time control. Discrete-time control [5] , [7] uses a master clock that synchronizes all the data movement in the control portion of the regulator. This paper builds on top of [7] and provides an in-depth analysis of the discrete-time all-digital LDO, taking into account both the transient and steady state operations. The key contributions of this brief are:
1. Development of a z-domain control model of the LDO illustrating the relationship between key design parameters and transient response. 2. Development of a steady state model for assessment of limit cycle oscillations in the LDO. 3. Design space exploration of the LDO for performance, power efficiency and stability.
II. DESIGN OF DISCRETE-TIME ALL-DIGITAL LDO
Before presenting the model study of the digital LDO, let us explore the key design elements that have been proposed in [7] (Fig. 1 ). Design and simulations were performed using the IBM 130nm LP process. The regulated (or output) voltage (V OUT ) is synchronously sampled by a single-bit comparator which provides a binary (V REF >V OUT or V OUT >V REF ) signal. The comparator output (which in essence represents a 1-bit ADC) controls a programmable barrel shifter with parallel outputs to switch ON (or OFF) the power MOSFETs.
A. Comparator and shift stages
As proposed in [7] , a single bit comparator provides a compact and efficient design. A clocked sense amplifier based topology is employed [8] Proposed all-digital discrete-time LDO with an embedded comparator, a barrel shifter and PMOS array. The decision is latched using an SR latch. A bi-directional barrel shifter takes input from the comparator and turns on/off a fixed number of power PMOS devices using a thermometer code through a barrel shifter. It is set using a register programmable gain. In the present implementation, the shift register is 128 bits wide. A programmable gain of {+3,+2,+1,-1,-2,-3} is implemented through two levels of multiplexing. At the n th barrel shifter output, the first level MUX takes A n , A n-2 and A n+2 as input to produce one of the intermediate values (B n ) for the next level of MUXes. This allows a shift of {0, +2, or -2}. The other inputs on the second MUX levels are B n-1 and B n+1 which allow an additional {+1, -1, or 0} shifts, thus realizing the whole range of programmable gain as depicted in Fig. 2 .
B. Power PMOS Array
A total of 128 equally sized PMOS devices are connected as pass devices to regulate the output voltage. The exact size of each PMOS is dictated by the underlying process technology, the target voltage range and the load current specifications. In the current design, the PMOS array has a total area of 51.2 µm and is capable of delivering a maximum of 3.5 mA at a nominal output voltage of 0.7 V from a supply voltage of 1 V. The resistance offered by digital load circuit (R L ) and the onchip capacitance at the output from the grid, including all the parasitic and on-chip decoupling capacitances (C L ), account for the total load. . A grid and load capacitance of 1nF [6] has been assumed. The design can be fully integrated without the need for external capacitors
III. HYBRID CONTROL MODEL FOR THE REGULATOR
Small signal dynamics are modeled in the z-domain to account for the all-digital control. The synchronous comparator can be represented by a subtraction followed by an impulse voltage sampler running at the clock frequency (F s ). It gives a unit-less discrete time error sample at time nT, as: barrel shifter acts as a perfect discrete time integrator as shown in Fig. 3 . The output of the shifter, which is a thermometer coded digital word, D(nT), represents the number of PMOS devices that are on at any time instant, nT. This discrete integration in the form of a difference equation is:
(2) The digital word is applied after a single cycle clock delay following synchronous operation of the LDO. K FORWARD is the forward gain and is adjusted by setting the step-size in the barrel shifter {+3,+2,+1,0,-1,-2,-3}. From (2) we obtain:
The output of the shifter interfaces with a continuous time plant (load circuit) through a zero order hold (ZOH). Direct transformation is employed to convert s-domain transfer function to z-domain giving (4).
The load pole is at F l = and is the gain in the plant transfer function. K OUT is proportional to I PMOS and can be expressed as: K OUT = K DC *I pmos (5) Where I pmos is the current of a single ' N' PMOS and is equal for equally sized PMOS devices in the array and K DC is a DC proportionality constant. Thus using (3), (4) and (5) 
This represents a second order system. The pole at (1,0) on the unit circle comes from the digital integration (equivalent to a single tap IIR filter) whereas, the second pole at e -is function of both load (F l ) and sampling frequency (F s ). Using unity feedback, the overall closed loop transfer function of the digital LDO in z-domain is:
where the open loop gain .
Root locus of the closed loop poles as the open loop gain (K) increases as shown in Fig. 4a for two different load conditions. Similar to second order continuous time systems, the current system may also become oscillatory and can exhibit instability for high values of K.
A. Comparison of transient model and simulation
In this sub-section, we establish the notion of stability in digital LDOs and specify different parameters which affect its transient performance. Obtaining phase margin (PM) through Bode plots is not feasible in perfect integration systems like in (4) (1) where T=1/F s . At every clock cycle the error is either +1 or -1 and in steady state it represents a bang-bang control. The [9] . Therefore, PM is approximated in time domain. Given the percentage overshoot (O s ), the damping factor (ζ of the system is calculated using:
Then PM is given as ζ* 00. his approximation works well for second order systems to check for any potential instability at the boundary specifications. Fig. 4b shows changing PM for different load conditions of LDO obtained through HSPICE simulations. Increasing the open loop gain (K) moves the closed loop poles on the locus decreasing PM as shown in the Fig. 4 . This establishes an upper bound on K which can be ascertained through the model for a given F s and F l . The two control knobs which a designer can exercise to change K are the barrel shifter gain, K FORWARD and the I PMOS . The size of each PMOS in the array is dictated by the load current specification during design time. During run-time K FORWARD can be used as a control parameter for variable proportional gain in the forward path. Fig. 5 illustrates the movement of the system poles and corresponding performance improvement as K FORWARD is increased. Change of F s brings the open loop output pole closer to the integrator pole, thus decreasing the PM. Hence, even with a low value of K, the designer can obtain faster transient response at an increased F s .
Step response for similar load conditions and K FORWARD but increased F s are compared in Fig. 6a . A 5X increase in F s is simulated for a load step of 1.5 mA from 0.9 to 2.4 mA. It shows over a 6X decrease in the rise time, from 0 V to within 5% of 700 mV, of regulated output voltage. Correspondingly, we see a change in the position of open loop poles for increasing values of F s as verified by the z-plane pole-zero plots in Fig. 6(b-d) .
From HSPICE simulations we note that a 3X change in K FORWARD can achieve the same improvement in the transient response as a 2.5X increase in F s (comparing Figs. 5 and 6 ). While K FORWARD determines the position of the closed loop poles on the root locus, F s changes the position of one of the open loop poles and can thus actuate a faster transient response.
IV. STEADY STATE REGULATOR MODEL
Although the linear small signal models, as described in Section III allow us to qualitatively and quantitatively analyze the transient response and stability criteria in digital LDOs, such models fail to comprehend the steady-state behavior, in particularly the role of limit cycle oscillations. Limit cycle oscillations are observed in digital LDOs [5] because of the hard quantization at the comparator input. Further, the delay between the sampling instant and the time of actuation through the PMOS devices plays a critical role in this regard.
A nonlinear sampled feedback system is proposed to capture this behavior (Fig. 7) . The comparator in the feedback loop exhibits the transfer characteristics of an ideal relay with zero dead-time. All other components take the same form as presented in Section III. Such a system with a hard nonlinearity i.e., an ideal relay, shows limit cycle oscillations and lends itself to be analyzed in terms of describing functions [10] . At every positive clock edge, the comparator (or relay) will turn on or off a PMOS giving a periodic output. For example, a sequence {+1 +1 +1 -1 -1 -1} exhibits a limit cycle and will be referred to as a mode-3 oscillation. Here mode refers to the number of switching power PMOSes in steady state. Any other explicit delays in the loop can also be > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < ` 4 incorporated in the following holistic analyses. Following Fig. 7 , let us determine the condition for mode-n to exist. In a limit cycle, the input to the relay, x(t), is sinusoidal. t y(t), 'n' PM S devices switch in a single cycle of frequency ω s /2n and satisfies mode-n. Each sample at y(t) is separated by a maximum of (360/2n)° for mode-n. If one of the sampling instants is assumed to be at the origin then the following is the necessary criteria for mode-n to exist. (9) where A is the amplitude of the ripple and is the phase term with respect to an assumed origin of x(t). y*(t) samples the relay output, y(t). The fundamental component of these samples is advanced by (180/2n)°. If each sample is of amplitude D then is:
(10) This integration is solved as a summation of impulses in one cycle. It should only include one of the two endpoint samples. From [10] , the sampled describing function is given as: = (11) Then for mode-n it reduces to:
The sinusoidal response function for the linear part is given by (13) Here S gives the discrete integration and the clock cycle delay. Z represents the ZOH followed by H as the load frequency response.
is evaluated at the oscillation frequency of ω = ω s /2n which simplifies to: (14)
For a limit cycle to exist, according to the Nyquist criterion (15)
Comparing the phase terms in (15) and applying the inequality gives the bounds of for which mode-n can exist.
Similarly, all the necessary bounds of relevant modes can be calculated for the proposed LDO by evaluating (15) within the phase constraints. Loop gain also needs to be greater than 0 dB to achieve the sufficient conditions for a given mode to exist. Loop gain is numerically computed through simulations and model calibration. We note a good corroboration of the proposed model with simulations. Control propagation delay in the loop and any delay in the output voltage grid are negligible compared to the clock frequency (typically 10-100 MHz). Similar necessary conditions for different modes can be found following the same analysis. Fig. 8 summarizes the results for the given design.
V. PARAMETRIC DESIGN TRADE-OFFS AND OPTIMIZATIONS From the control model described in section III and the steady state model described in section IV, it becomes clear that the choice of F s plays a major role in ascertaining both the stability and performance of a digital LDO. Further, as F S increases the mode of limit-cycle oscillation also increases.
The delay of one clock cycle in the baseline design (see Fig.  7 ) can be reduced by changing the clocking mechanism. If the comparator samples on the positive clock edge and the barrel shifter updates its output at the following negative edge then the transport delay reduces to half of a clock cycle. Following a procedure similar to that of Section IV, we can determine the bounds on the limit cycle modes for a given F S /F l . We note a reduction of the limit cycle mode at iso-F S /F l . The results from the proposed model and simulations are summarized in Fig. 9 . Fig. 10a , where the current consumed by the L 's control logic increases from 2µA to 10µA as F s /F l increases from 2 to 17. In the same span, T r improves by more than 600%. An optimal trade-off between power consumption and transient performance is obtained when F s /F l ranges from values of 5 to 10. On the other hand, F s has a non-monotonic effect on the output voltage ripple. Increasing F s tends to reduce the output ripple as the load capacitor performs better filtering of the steady state oscillations. However, it increases the mode of limit cycle oscillations. Thus the net output ripple is a resultant of these two effects. For lower values of F s /F l , an exponential decrease in the output voltage ripple is first obtained and it tends to flatten out as F s /F l becomes higher. A large increase in the ripple is obtained when the mode increases. Fig. 10b illustrates the simulated output ripple as a function of F s /F l for a particular design instance showing a non-monotonic behavior. Thus we note that for an optimal design, it is necessary to select F s to match F l for some specification of the output ripple. As a rule of thumb, F s /F l in the range of 5 to 10 provides maximum performance gain while maintaining output ripple and power efficiency.
In summary, we note that the optimal trade-offs of transient rise time, power consumption and output voltage ripple is obtained when F s is 5 to 10 times higher than the value of F l . Therefore, F s should track F l for optimal performance. As the output load current (and hence F l ) changes, a worst case or an adaptive design [7] principle can be employed. In light load conditions, a low F s can optimize power consumption and still provide regulation. The upper bound on F s is determined by the transient response time and conditions for stability. The design space (K forward -F s ) shown in Fig. 11 illustrates the regions of stable operation and the iso-T r contours.
VI. CONCLUSION
An all-digital discrete time LDO for fine-grained power management of digital circuits is described in this paper. Theoretical models for analyzing the transient and steady state response of the LDO are corroborated with HSPICE simulations using a commercial process design kit. The role of the design topologies and parameters like clock frequency, dual clock edge triggering, barrel shifter based open-loop variable gain have been explored and shown to provide the designer with control over the transient and steady-state performance. A sampling clock frequency which is 5X-10X of the load pole frequency has been shown to provide an optimal trade-off among performance, power and steady-state output ripple. 
